2023-07-16 01:58:32 -04:00
|
|
|
# riscv
|
|
|
|
|
|
2023-07-22 22:43:49 -04:00
|
|
|
This is a simple RISC-V RV32IMA emulation library.
|
2023-07-16 01:58:32 -04:00
|
|
|
|
|
|
|
|
This is based off [cnlohr/mini-rv32ima](https://github.com/cnlohr/mini-rv32ima), but:
|
|
|
|
|
|
|
|
|
|
- Rewritten in C++20 (because I like sanity)
|
2023-07-22 22:43:49 -04:00
|
|
|
- Cleaned up vastly
|
2023-07-16 01:58:32 -04:00
|
|
|
- Moved *ALL* device and MMIO code to seperate interfaces
|
2023-07-22 22:43:49 -04:00
|
|
|
|
|
|
|
|
Depends on lucore.
|
2023-07-24 00:01:39 -04:00
|
|
|
|
|
|
|
|
# Usage
|
|
|
|
|
|
|
|
|
|
TBD (if this is moved to another repo). See the riscv_test_harness project.
|
